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Abstract. This paper proposes a new floating gate MOS-
FET (FGMOS) based voltage-controlled grounded resis-
tor. In the proposed circuit FGMOS operating in the ohmic 
region is linearized by another conventional MOSFET 
operating in the saturation region. The major advantages 
of FGMOS based voltage-controlled grounded resistor 
(FGVCGR) are simplicity, low total harmonic distortion 
(THD), and low power consumption. A simple application 
of this FGVCGR as a tunable high-pass filter is also sug-
gested. The proposed circuits operate at the supply volt-
ages of 0.75 V. The circuits are designed and simulated 
using SPICE in 0.25-m CMOS technology. The simula-
tion results of FGVCGR demonstrate a THD of 0.28% for 
the input signal 0.32 Vpp at 45 kHz, and a maximum power 
consumption of 254 µW. 
Keywords 
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1. Introduction 
Lowering power supply voltage is the most efficient 
method to reduce power dissipation and raise system reli-
ability. Some of the low voltage techniques used to reduce 
supply voltages are level shifters, self-cascode MOSFETs, 
sub-threshold MOSFETs, bulk-driven MOSFETs, and 
floating gate MOSFETs (FGMOS) [1], [2]. Out of these 
FGMOS presents a unique advantage of programmability 
of threshold voltage, which can be lowered from its con-
ventional value, thus makes it suitable for low voltage 
applications [3], [4]. FGMOS is compatible with standard 
double-poly CMOS process technology and has been used 
to develop digital-to-analog (D/A) and analog-to-digital 
(A/D) converters [5], resistors [6]-[9], electronic program-
ming [10], neural networks [11], and operational transcon-
ductance amplifier [12], etc. Motivated by the unique 
characteristics of the FGMOS, a FGVCGR is presented in 
this paper.  
The voltage-controlled resistors find applications in 
the area of analog signal processing such as filters [13-15], 
oscillators [16], [17], and amplifiers [18], etc. The paper 
presents FGVCGR and its simple application as tunable 
high-pass filter operating at supply voltage of ±0.75 V. The 
operations of the proposed circuits have been simulated 
using SPICE in 0.25-m CMOS technology. 
2. Operation of FGMOS 
A cross section of a typical n-channel, N-input 
FGMOS is shown in Fig. 1. The FGMOS differs from 
a conventional MOSFET in that it has one more gate called 
the floating gate, which is completely isolated within the 
oxide.  
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Fig. 1.  Structure of an N-input FGMOS. 
The voltage on the floating gate VFG of Fig. 1 is 
expressed as [19]: 
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where C1, C2,
 
C3, ….. , CN are the input capacitances 
between control gate and floating gate, 
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is the sum of 
N-input capacitances, Cfd is the overlap capacitance 
between floating-gate and drain, Cfs is the overlap 
capacitance between floating-gate and source, Cfb is the 
parasitic capacitance between floating gate and substrate, 
Vi is the input voltage at the ith input gate, VDS is the drain-
to-source voltage, VSS is the source voltage, VBS is the 
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substrate-to-source voltage, CT is the total capacitance of 
the floating-gate and QFG is the residual charge which can 
be neglected during the fabrication process using the 
method suggested in [20]. Therefore equation (1) reduces 
to: 
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The drain current equations for the n-channel 
FGMOS have been obtained by modifying the conven-
tional n-channel MOSFET equations. The drain currents 
IoDS and ISDS in the ohmic and saturation region respec-
tively, are: 
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where Kn =μn Cox (W/L) is the transconductance parameter, 
μn  is the electron mobility, Cox is the gate-oxide capaci-tance per unit area, (W/L) is the aspect ratio of the transis-
tor, and  VT is the threshold voltage of FGMOS. The 
symbol and equivalent circuit model for an N-input 
FGMOS are shown in Figs. 2(a) and (b) respectively, 
where Vi (for i = 1, 2, …, N) are the control inputs and D, S 
and B are the drain, source and substrate, respectively.  
3. Proposed Voltage-Controlled 
Grounded Resistor 
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Fig. 2.  FGMOS: (a) Symbol.   (b) Equivalent circuit model. 
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Fig. 3.  Voltage- controlled grounded resistor. 
In Fig. 3 the transistors M1 and M2 are connected in 
parallel where M1 and M2 are operating in the ohmic and 
saturation region respectively. Using (4), we can express 
the drain currents I1 as: 
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The drain current I2 is given as: 
  2222 2 TnSSINn VVV
KI   (7) 
where VIN in the input voltage, Kn1 and Kn2 are the trans-
conductance parameters, VTn1 and VTn2 are the threshold 
voltages of the transistors M1 and M2  and k11 = C1/CT, 
k12 = C2/CT  are the capacitive coupling ratios of the tran-
sistor M1. From Fig. 3, it can be seen that the input current 
of the circuit is the sum of both drain currents I1 and I2, i.e. 
 21 III IN  . (8) 
 
By choosing Kn1 = Kn2 in (8), the squared terms of input 
voltage VIN is cancelled out, (since k11 + k12 = 1) and we 
get: 
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where Ioffset = (VSS + VTn2)2. From (9), it is observed that a 
linear relationship can be obtained if Ioffset is eliminated 
from the equation. Fig. 4 shows the proposed FGVCGR in 
which the offset component is eliminated by adding 
another transistor M3 (perfectly matched with M2 i.e. 
Kn2 = Kn3, VTn2 = VTn3) and a simple current mirror formed 
by the transistors M4 and M5 to the circuit shown in Fig.3. 
Hence, the simulated resistance from (9) is 
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From (10), it can be seen that the proposed circuit 
behaves as voltage-controlled grounded resistor and the 
value of the equivalent resistance Requ is tuned by control 
voltage VC. The input voltage range for the transistor M1 to 
RADIOENGINEERING, VOL. 19, NO. 3, SEPTEMBER 2010 457 
operate in the ohmic region may be derived as 
0 ≤ VIN < (k11Vb + k12VC - VTn1). 
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Fig. 4. Proposed voltage-controlled grounded resistor 
(FGVCGR). 
4. Proposed Tunable High-Pass Filter 
The proposed FGVCGR can be used in communica-
tion systems and analog signal processing applications. 
However in this paper we have used it for the realization of 
tunable high-pass filter shown in Fig. 5. 
C= 10pF
VoutVin=0.12V
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Fig. 5. Proposed tunable high-pass filter. 
5. Simulation Results 
All the proposed circuits have been simulated using 
SPICE in 0.25-m CMOS technology. The SPICE model 
parameters and the aspect ratios are listed in Tab. 1 and 2 
respectively. Fig. 6 shows the current/voltage characteris-
tics of the proposed FGVCGR for VC = 0.75 V while VIN 
varies from 0 V to 0.32 V. Tab. 3 shows the equivalent 
resistance for various values of control voltage VC. The 
simulation results are consistent with the theoretical results 
calculated by (10). The calculated error was found to be 
less than ±2%. The distortion analysis of the proposed 
FGVCGR has been performed and the total harmonic dis-
tortion (THD) was found to be 0.28% (for the input signal 
0.32 Vpp at 45 kHz). Tab. 4 shows a comparison of the 
various parameters of the FGVCGR proposed in this paper 
with those of the voltage-controlled grounded resistor 
reported in [13] and [15]. The total power dissipation of 
the proposed FGVCGR is 0.254 mW. Fig. 7 shows the 
frequency response of the proposed tunable high-pass 
filter. 
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Fig. 6. I-V characteristics of the proposed FGVCGR. 
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Fig. 7. Frequency response of proposed tunable high-pass 
filter. 
 
.MODEL CMOSN NMOS (                                 LEVEL  = 3               
+ TOX    = 5.7E-9          NSUB   = 1E17            GAMMA  =          + 
0.4317311      PHI    = 0.7   VTO    = 0.4238252     DELTA  = 0          
+ UO     = 425.6466519     ETA    = 0    THETA  = 0.1754054           
+ KP     = 2.501048E-4     VMAX   = 8.287851E4      KAPPA  =   + 
0.1686779  RSH    = 4.062439E-3     NFS    = 1E12  TPG    = 1           
+ XJ     = 3E-7    LD     = 3.162278E-11    WD     = 1.232881E-8        
+ CGDO   = 6.2E-10         CGSO   = 6.2E-10      CGBO   = 1E-10       
+ CJ     = 1.81211E-3      PB     = 0.5             MJ     = 0.3282553          
+ CJSW   = 5.341337E-10    MJSW   = 0.5)                            
 
.MODEL CMOSP PMOS (                                 LEVEL  = 3                
+ TOX    = 5.7E-9     NSUB   = 1E17      GAMMA  = 0.6348369        
+ PHI    = 0.7             VTO    = -0.5536085      DELTA  = 0                 
+ UO     = 250             ETA    = 0               THETA  = 0.1573195         
+ KP     = 5.194153E-5  VMAX   = 2.295325E5                             + 
KAPPA  = 0.7448494  RSH    = 30.0776952      NFS    = 1E12            
+ TPG    = -1   XJ     = 2E-7      LD     = 9.968346E-13     
+ WD    = 5.475113E-9   CGDO   = 6.66E-10   GSO   = 6.66E-10       
+ CGBO   = 1E-10 CJ     = 1.893569E-3     PB     = 0.9906013       + 
MJ     = 0.4664287 CJSW   = 3.625544E-10    MJSW   = 0.5)              
Tab. 1. SPICE Model parameters of 0.25-m CMOS 
technology. 
 
M1 M2 and M3 M4 and M5 
8Δ: 2 Δ 8Δ: 2 Δ 40Δ: 2 Δ 
Tab. 2. W/L ratio of the transistors used in FGVCGR 
(Δ = 0.25 m). 
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CV  
(Volts) 
equR (KΩ) 
Simulation 
results 
equR (KΩ) 
Theoretical 
results 
% 
Error 
() 
0.10 4.020 4.077 -1.39 
0.20 3.507 3.537 -0.84 
0.30 3.173 3.122 1.63 
0.40 2.835 2.795 1.43 
0.50 2.548 2.530 0.71 
0.60 2.318 2.310 0.35 
0.70 2.127 2.126 0.05 
0.75 2.045 2.044 0.04 
Tab. 3. Equivalent resistance for different values of VC. 
 
Proposed voltage-
controlled  
grounded resistor 
Voltage-
controlled 
grounded resistor 
suggested in [13] 
Voltage-controlled 
grounded resistor 
suggested in [15] 
Supply Voltages 
VDD=VSS= 0.75V 
Supply Voltages 
VDD=VSS=5V 
Supply Voltages 
VDD=VSS=5V 
Power Dissipation  
= 0.254mW 
-- 
 
-- 
 
Calculated error is 
less than 2 % 
Error is 0.6% 
 
-- 
 
THD is 0.28% for 
input signals 
of 0.32VPP 
 
 
-- 
 
THD is 0.4% for input 
signals 
of 1VPP and 1% for 
input 
signals of 4VPP 
Tab. 4.  Comparison between different circuits. 
6. Conclusions 
A simple voltage-controlled grounded resistor 
(FGVCGR) is proposed that incorporates an effective 
cancellation of the nonlinearity of the IDS-VDS 
characteristics of the FGMOS. This FGVCGR has wide 
input range, low power dissipation and fairly low THD. A 
simple application as tunable high-pass filter is also 
presented. The simulation results validate the effectiveness 
of the proposed circuits and these circuits are expected to 
be useful in low voltage analog circuits. 
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